Introduction to HDL :- (Hardware description Languages) (1)

HDL is a language to describe Hardware. Digital circuits consist primarily of interconnected transistors. We structure and analyze these circuits with the help of hierarchical structure. The Hierarchical Structure allows us to effectively represent a digital circuit by means of Interconnected diagrams. We can say this is Schematic. This visual approach to describing a digital circuit is intuitive but it becomes impractical as complexity increases. Another way to describe a digital circuit is to use a textual language that is specifically intended to clearly and concisely capture the defining feature of digital design. Such language are called Hardware Description Language (HDL)

The most popular HDL are Verilog and VHDL. They are widely used in conjunction with FPGAs (Field programmable Gate Array) An FPGA is an array of logic gates and this array can be programmed. HDL allow you to describe a circuit using words and symbols.

Sumit Agarwal
9960132130

~~Verilog~~

Q. Why HDL Required ?

Let we have to design a circuit



Suppose we have to design above circuit which have 10 Mn's logic gates and FF. Now design of such circuit structure is nearly impossible due to scalability. So we need HDL.

Scanned with CamScanner

Verilog and VHDL are two languages that are commonly used to describe digital circuits. Both Verilog and VHDL are powerful tools that can be used to design a complex digital circuit

Verilog Evolution:- The word verilog is introduce from words "verification" and "logic" because the language was first suggested as a simulation and verification tool. Verilog was designed in early 1984 by Gateway design automation

VHDL Evolution:- VHDL stands on VASIC HDL (very High Speed integrated circuit) VHDL is developed by Department of ~~Defs~~ Defense (DOD) - US in 1980.

Programming Language VS. HDL

As we know that we already ~~famb~~ familiar with programming languages. HDLs resemble high level programming languages such as C or Python but there are fundamental difference : Statement in HDL code involve parallel operation, whereas the programming language represent Sequential operation.

When we write a computer program or firmware module, processor will execute lines of code on at a time, following top- to -bottom organization.

Sumit Agarwal
9960132130

In HDL code, we are describing digital Hardware, and separate portion of this Hardware can operate Simultaneously.

Design units in VHDL :- There are 5 design units in VHDL

1. Entity Declaration 2. Architecture (3) Configuration (4) Package (5) Package Body

Entity:- It is name plate of the design. Entity define Input and output ports

Scanned with CamScanner



Architecture:- What / How my circuit is going to behave or function.

(ऊपर fig में हमने यह पता है कि Switch A व Switch B पर क्रमशः LEDA व LEDB On होती है तो आओ।
Switch A, Switch B, LEDA व LED B क्रमशः Input व output Entity है Architecture हमें यह बताता है कि हमारा circuit किस प्रकार का होना चाहिए कि हमें desired o/p मिले जैसे यहां Switch A → LEDA से व Switch B - LED B से connect है



How to Design Architecture.

Blue → Keyword
Black → user defined

```
library IEEE
use IEEE, STD_LOGIC_1164.ALL ;  } → library
entity Switches_LEDs
port ( Switch-A : in  STD_LOGIC;   ← Data type : STD_logic
       Switch-B : in  STD_LOGIC;        ↑ Defined in library
       LED-A : out STD_LOGIC;
       LED-B : out STD_LOGIC);   ← end last semicolon must outside the braces
end Switches_LEDs ;   → must have same name (entity start व end same name से ही होगी)
architecture Behavioural of Switches_LEDs is   → Same Name
begin                                          → Same Name
end Behavioural;
```

↑ Port Type (Input port)

Scanned with CamScanner

architecture Behavioral of Switches-LEDs is

begin

LED-A ⇐ Switch-A;

LED-B ⇐ Switch-B;

end Behavioral;



In VHDL we can map to One Entity to multiple architecture. So configuration tells us How Entity mapped with architecture.

Package Declaration :- If I defined own data type such that STD_LOGIC etc such own data type is comes under package Declaration

Package Body :- In Package body we define the body / functionality of own datatype.

Sumit Agarwal
9960132130

VHDL Capabilities :-

* It is case ~~Sensitive~~ Insensitive language.
* It is vendor Independent
* It Supports Simulation. In absence of Real System, we Simulate the function by taking the model of that function.

Types of Modeling Styles in VHDL :-

(i) Data Flow Modeling :- It Present design equation. In Dataflow Modeling we directly Implement the design equation.

(ii) Behavioral Modeling :- We design the program according to Behaviour of System.

(iii) Structural Modeling :- Follows the Bottom-up approach. First we design Sub module, ~~comp~~ combine the module to get the desired Solution

(iv) Hybrid Modeling :

Scanned with CamScanner

VHDL operators:- VHDL Support the following operators

(i) Logical operators (ii) Relational operators (iii) Shift operators
(iv) Adding operators (v) Multiplying operators (vi) Miscellaneous operators

Logical operators:- VHDL Support the following logical operators

(i) and (ii) or (iii) Nand (iv) Nor (v) XOR (vi) Xnor (vii) not

Sumit Agarwal
9960132130

Relational operators:-

(i) equal to (ii) Not equal (iii) Less than (iv) less than equal to
(v) Greater than (vi) Greater than equal to

Shift operators:

(i) sll : Shift logical left
srl : Shift logical right
sla : Shift arithmetic left
sra : Shift arithmetic right
rol : Rotate left
ror : Rotate Right

ex (i) 0011 sll 1 =  = 0110 (Shift 1 bit left and insert 0 at vacant place)

0 1 1 0
↑ Insert zero at vacant place

(ii) 1100 srl 2 = (Shift 2 bit right and Insert 0 at vacant place)
= 0011

(iii) 1100 sla 1 = Shift 1 bit left and insert zero bcoz Right most is zero (1000)

1101 sla 1 = 1011

Sumit Agarwal
9960132130

(iv) 1100 sra 2 = Shift 2 bit right and Insert 1 bcoz left most is 1 (1111)

(v) 1010 rol 1 = 0101

(vi) 0011 ror 1 = 1001

Adding operators

(i) + (Addition) (ii) − (Substraction) (iii) & (concatenation)
(Ex B = '0' & '1' & '1' = 010)

Scanned with CamScanner