

## Introduction to HDL:- (Hardware description Languages) ①

HDL is a language to describe Hardware. Digital circuits consist primarily of interconnected transistors. We structure and analyze these circuits with the help of hierarchical structure. The hierarchical structure allows us to effectively represent a digital circuit by means of interconnected diagrams. We can say this is Schematic. This visual approach to describing a digital circuit is intuitive but it becomes impractical as complexity increases. Another way to describe a digital circuit is to use a textual language that is specifically intended to clearly and concisely capture the defining feature of digital design. Such language are called Hardware Description Language (HDL)


The most popular HDL are Verilog and VHDL. They are widely used in conjunction with FPGAs (Field Programmable Gate Array)

An FPGA is an array of logic gates and this array can be programmed. HDL allow you to describe a circuit using words and symbols.

Sumit Agarwal  
9969132130

Why HDL Required?

Let us have to design a circuit



Suppose we have to design above circuit which have 10 times logic gates and FF. Now design of such circuit structure is nearly impossible due to scalability. So we need HDL.

Verilog and VHDL are two languages that are commonly used to describe digital circuits. Both Verilog and VHDL are powerful tools that can be used to design a complex digital circuit.

Verilog Evolution: The word Verilog is introduced from words "verification" and "logic" because the language was first suggested as a simulation and verification tool. Verilog was designed in early 1984 by Gateway design automation.

VHDL Evolution:- VHDL stands on VASIC HDL (Very High Speed Integrated circuit) VHDL is developed by Department of Defense (DOD) - US in 1980.

### Programming Language VS. HDL

As we know that we already familiar with programming languages. HDLs resemble high level programming languages such as C or Python but there are fundamental difference: Statement in HDL code involve parallel operation, whereas the programming language represent sequential operation.

When we write a computer program or firmware module, processor will execute lines of code one at a time, following top-to-bottom organization.


Sumit Agarwal  
9960132130

In HDL code, we are describing digital hardware, and separate portion of this hardware can operate simultaneously.

Design units in VHDL:- There are 5 design units in VHDL


1. Entity Declaration
2. Architecture
3. Configuration
4. Package
5. Package Body

Entity:- It is name plate of the design. Entity define input and output ports.



Architecture:- What / How my circuit is going to behave or function.

(अपने fig में हमें यह पता है कि Switch A व Switch B के on होने पर क्या होगा. LED A व LED B on होती है या नहीं. Switch A, Switch B, LED A व LED B समेत Input व output Entity है Architecture हमें यह बताना है कि हमारा circuit किस प्रकार का होगा चाहिए कि हमें desired output मिले जैसे यदि Switch A → LED A से व Switch B → LED B से connect है



How to Design Architecture.

Blue → keyword  
Black → used/defined

library IEEE

use IEEE, STD-LOGIC → 1164.ALL } → library

```
entity Switches-LEDs
  port (
    Switch-A: in  STD-LOGIC; ← Data type: STD-logic
    Switch-B: in  STD-LOGIC;
    LED-A:  out  STD-LOGIC;
    LED-B:  out  STD-LOGIC; ← last semicolon must
  ) end Switches-LEDs
```


```
architecture Behavioural of Switches-LEDs is
begin
end Behavioural
```

begin

LED-A < Switch-A;

LED-B < Switch-B;

end Behavioral;



In VHDL we can map 1 One Entity to multiple architecture.  
So configuration tells us How Entity mapped with architecture.

Package Declaration!- If I defined own data type such that  
STD-LOGIC etc such own data type is comes

under package Declaration

Package Body!- In Package body we define the body / functionality of  
own data type. Sumit Agarwal  
9960132130

VHDL Capabilities!- \* It is case sensitive. Insensitive language.  
\* It is vendor Independent

\* It supports simulation. In absence of real system, we simulate the  
function by taking the model of that function.

Types of Modeling styles in VHDL!

(i) Data Flow Modeling :- It present design equation. In Data flow  
Modeling we directly implement the design equation.

(ii) Behavioral Modeling: We design the program according to Beha  
viour of system.

(iii) Structural Modeling: Follows the Bottom-up approach. First we design  
a sub module, ~~comp~~ combine the module to  
get the desired solution

(iv) Hybrid Modeling:

VHDL operators:-

VHDL support the following operators

- (i) Logical operators
- (ii) Relational operators
- (iii) Shift operators
- (iv) Adding operators
- (v) Multiplying operators
- (vi) Miscellaneous operators

Logical operators:-

VHDL support the following logical operators

- (i) and
- (ii) or
- (iii) Nand
- (iv) Nor
- (v) XOR
- (vi) Xnor
- (vii) not


Relational operators:-

Sumit Agarwal  
9968132130

- (i) equal to
- (ii) Not equal
- (iii) less than
- (iv) & less than equal to
- (v) Greater than
- (vi) Greater than equal to

Shift operators:

- (i) ~~and~~ sll: Shift logical left
- srl: Shift logical right
- sla: Shift arithmetic left
- sra: Shift arithmetic right
- rol: Rotate left
- ror: Rotate Right

ex (i) 0011 sll 1 =  = 0110 (Shift 1 bit left and insert 0 at vacant place)

(ii) 1100 srl 2 = (Shift 2 bit right and Insert 0 at vacant place) = 0011

(iii) 1100 sla 1 = Shift 1 bit left and insert zero bcoz Right most is zero (1000)

1101 sla 1 = 1011

Sumit Agarwal  
9968132130

(iv) 1100 sra 2 = Shift 2 bit right and Insert 1 bcoz left most is 1 (1111)

(v) 1010 rol 1 = 0101

(vi) 0011 ror 1 = 1001

Adding operators

- (i) + (Addition)
  - (ii) - (Subtraction)
  - (iii) & (concatenation)
- (EX B = '0' & '1' & '1' = 010)