

-Introduction to HDL:- (Hardware description Languages) ①

HDL is a language to describe Hardware. Digital circuits consist primarily of interconnected transistors. We structure and analyze these circuits with the help of hierarchical structure. The hierarchical structure allows us to effectively represent a digital circuit by means of interconnected diagrams. We can say this is Schematic. This visual approach to describing a digital circuit is intuitive but it becomes impractical as complexity increases. Another way to describe a digital circuit is to use a textual language that is specifically intended to clearly and concisely capture the defining feature of digital design. Such languages are called Hardware Description Language (HDL).


The most popular HDL are Verilog and VHDL. They are widely used in conjunction with FPGAs (Field Programmable Gate Array). An FPGA is an array of logic gates and thus array can be programmed. HDL allow you to describe a circuit using words and symbols.

Sumit Agarwal

9968132130

~~QUESTION~~ ~~ANSWER~~ Why HDL Required?

Let we have to design a circuit



Suppose we have to design above circuit which have lots of logic gates and FF. Now design of such circuit structure is nearly impossible due to scalability. So we need HDL.

Verilog and VHDL are two languages that are commonly used to describe digital circuits. Both Verilog and VHDL are powerful tools that can be used to design a complex digital circuit.

Verilog Evolution:- The word Verilog is introduced from words "verification" and "logic" because the language was first suggested as a simulation and verification tool. Verilog was designed in early 1984 by Gateway design automation.

VHDL Evolution:- VHDL stands for VHSIC HDL (Very High Speed integrated circuit). VHDL is developed by Department of Defense (DOD) - US in 1980.

Programming Language VS. HDL

As we know that we already familiar with programming languages. HDLs resemble high level programming languages such as C or Python but there are fundamental difference: Statement in HDL code involve parallel operation, whereas the programming language represent sequential operation.

When we write a computer program or firmware module, processor will execute lines of code one at a time, following top-to-bottom organization.


Sumit Agarwal
9960132130

In HDL code, we are describing digital Hardware, and separate portion of this Hardware can operate simultaneously.

Design units in VHDL :- There are 5 design units in VHDL

1. Entity
2. Architecture
- (3) Configuration
- (4) Package Declaration
- (5) Package Body

Entity:- It is name plate of the design. Entity define Input and output ports.



Architecture:-

What / How my circuit is going to behave or function.


(अपने फिर में इसे पढ़ करा हैं कि Switch A व स्विच B को

On एक पर लगाया जाएगा। LEDA व LEDB उन होती हैं जैसे अच्छे।

Switch A, Switch B, LEDA व LEDB लगभग Input व output Entity हैं। Architecture इसे पढ़ लगाता हैं कि उसका circuit

जिस प्रकार का होना चाहिए कि उसे desired o/p नहीं जैसे

यह Switch A → LEDA व Switch-B → LEDB से connect हो



How to Design Architecture:

library IEEE

use IEEE, STD-LOGIC_1164. ALL } → library

Blue → Keyword

Black → user defined

entity **Switches-LEDs** → Port Type (Input port)
port { → Data type: STD-Logic
Switch-A: in STD-LOGIC; ↑
Switch-B: in STD-LOGIC;
LED-A: out STD-LOGIC;
LED-B: out STD-LOGIC;} ← Last Semicolon must
be outside the braces

end **Switches-LEDs** → & must have same name (entity start &

architecture **Behavioural** of **Switches-LEDs** is end same name at

begin → Some Name
end **Behavioural** → Some Name


Architecture Behavioral of Switched-LEDs is

(4)

begin

```
LED-A <= Switch-A;  
LED-B <= Switch-B;
```

end Behavioral;



In VHDL we can map \rightarrow One Entity to multiple architecture.
So configuration tells us how Entity mapped with architecture.

Package Declaration!:- If I defined own data type such that
STD-LOGIC etc such own datatype is come

under package declaration

Package Body!:- In Package body we define the body / functionality of
own datatype.

Sumit Agarwal

9960132130

VHDL Capabilities!:- * It is case sensitive. Indentive language.
* It is vendor independent

* It supports simulation. In absence of real system, we simulate the
function by taking the model of that function.

Types of Modeling Styles in VHDL!

(i) Data Flow Modeling :- It present design equation. In Dataflow
Modeling we directly implement the design equation.

(ii) Behavioral modeling: we design the program according to Beha
viour of System.

(iii) Structural Modeling: Follows the Bottom-up approach. First we design
a sub module, ~~and~~ combine the module to
get the desired solution

(iv) Hybrid Modeling:

(5)

VHDL operators:- VHDL Support the following operators

- (i) Logical operators (ii) Relational operators (iii) Shift operators
- (iv) Adding operators (v) Multiplying operators (vi) Miscellaneous operators

Logical operators:- VHDL Support the following logical operators

- (i) and (ii) or (iii) Nand (iv) Nor (v) XOR (vi) Xnor (vii) not

Sumit Agarwal
9968132130

Relational operators:-

- (i) equal to (ii) Not equal (iii) less than (iv) & less than equal to
- (v) Greater than (vi) Greater than equal to

Shift operators:

(i) ~~sll~~, sll: Shift logical left

srl: Shift logical right

sla: Shift arithmetic left

sra: Shift arithmetic right

rol: Rotate left

ror: Rotate Right

Ex (i) $0011 \text{ sll } 2 = \begin{array}{c} 0011 \\ \swarrow \searrow \\ 00110 \end{array}$ = 0110 (Shift 1 bit left and insert 0 at vacant place)



$\underline{0} \underline{1} \underline{1} \underline{0}$

Insert zero at vacant place

(ii) $1100 \text{ srl } 2 =$ (Shift 2 bit right and Insert 0 at vacant place)
= 0011

(iii) $1100 \text{ sla } 1 =$ Shift 1 bit left and Insert zero bcoz Right most is zero (1000)

$1101 \text{ sla } 1 = \begin{array}{c} 1101 \\ \swarrow \searrow \\ 0110 \end{array}$

Sumit Agarwal
9968132130

(iv) $1100 \text{ sra } 2 =$ Shift 2 bit right and Insert 1 bcoz left most is 1 (1111)

(v) $1010 \text{ rol } 1 = \begin{array}{c} 1010 \\ \swarrow \searrow \\ 0101 \end{array}$

(vi) $0011 \text{ ror } 2 = \begin{array}{c} 0011 \\ \swarrow \searrow \\ 1001 \end{array}$

Adding operators

- (i) + * (Addition) (ii) - { Subtraction} (iii) & (concatenation)
(Ex B = '0' & '1' & '1' = 010)